

PCI-DDA02/12,

PCI-DDA04/12,

PCI-DDA08/12

Analog Output Board

User's Guide



**MEASUREMENT
COMPUTING™**

Revision 2, August, 2001
© Copyright 2001

LIFETIME WARRANTY

Every hardware product manufactured by Measurement Computing Corp. is warranted against defects in materials or workmanship for the life of the product, to the original purchaser. Any products found to be defective will be repaired or replaced promptly.

LIFETIME HARSH ENVIRONMENT WARRANTY™

Any Measurement Computing Corp. product which is damaged due to misuse may be replaced for only 50% of the current price. I/O boards face some harsh environments, some harsher than the boards are designed to withstand. When that happens, just return the board with an order for its replacement at only 50% of the list price. Measurement Computing Corp. does not need to profit from your misfortune. By the way, we will honor this warranty for any other manufacture's board that we have a replacement for!

30 DAY MONEY-BACK GUARANTEE

Any Measurement Computing Corp. product may be returned within 30 days of purchase for a full refund of the price paid for the product being returned. If you are not satisfied, or chose the wrong product by mistake, you do not have to keep it. Please call for a RMA number first. No credits or returns accepted without a copy of the original invoice. Some software products are subject to a repackaging fee.

These warranties are in lieu of all other warranties, expressed or implied, including any implied warranty of merchantability or fitness for a particular application. The remedies provided herein are the buyer's sole and exclusive remedies. Neither Measurement Computing Corp., nor its employees shall be liable for any direct or indirect, special, incidental or consequential damage arising from the use of its products, even if Measurement Computing Corp. has been notified in advance of the possibility of such damages.

MEGA-FIFO, the CIO prefix to data acquisition board model numbers, the PCM prefix to data acquisition board model numbers, PCM-DAS08, PCM-D24C3, PCM-DAC02, PCM-COM422, PCM-COM485, PCM-DMM, PCM-DAS16D/12, PCM-DAS16S/12, PCM-DAS16D/16, PCM-DAS16S/16, PCI-DAS6402/16, Universal Library, InstaCal, Harsh Environment Warranty and Measurement Computing Corp. are registered trademarks of Measurement Computing Corp.

IBM, PC, and PC/AT are trademarks of International Business Machines Corp. Windows is a trademark of Microsoft Corp. All other trademarks are the property of their respective owners.

Information furnished by Measurement Computing Corp. is believed to be accurate and reliable. However, no responsibility is assumed by Measurement Computing Corp. neither for its use; nor for any infringements of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or copyrights of Measurement Computing Corp.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form by any means, electronic, mechanical, by photocopying, recording or otherwise without the prior written permission of Measurement Computing Corp.

Notice

Measurement Computing Corp. does not authorize any Measurement Computing Corp. product for use in life support systems and/or devices without the written approval of the President of Measurement Computing Corp. Life support devices/systems are devices or systems which, a) are intended for surgical implantation into the body, or b) support or sustain life and whose failure to perform can be reasonably expected to result in injury. Measurement Computing Corp. products are not designed with the components required, and are not subject to the testing required to ensure a level of reliability suitable for the treatment and diagnosis of people.

Table of Contents

1 INTRODUCTION	1
2 PRODUCT DESCRIPTION	1
3 INSTALLATION	2
4 CONNECTIONS	2
4.1 CONNECTING EXTERNAL LINES	3
4.2 ANALOG CONNECTIONS	3
4.3 DIGITAL CONNECTIONS	3
4.4 PULL-UP AND PULL-DOWN RESISTORS	4
5 PROGRAMMING & APPLICATIONS	5
5.1 PROGRAMMING LANGUAGES	5
5.2 PACKAGED THIRD-PARTY APPLICATIONS PROGRAMS	5
6 SELF-CALIBRATION	6
6.1 CALIBRATION CONFIGURATION	6
6.2 “IN-SYSTEM” CALIBRATION	6
6.3 IN-HOUSE REFERENCE VOLTAGE CALIBRATION	7
6.4 OFFSET AND GAIN CALIBRATION	8
7 REGISTER DESCRIPTION	10
7.1 READ WORD PROGRAMMING SEQUENCE	19
7.2 WRITE ENABLE PROGRAMMING SEQUENCE	20
7.3 WRITE WORD PROGRAMMING SEQUENCE	21
7.4 WRITE WORD PROGRAMMING SEQUENCE	22
7.5 WRITE BYTE PROGRAMMING SEQUENCE	23
8 SPECIFICATIONS	26

This page is blank.

1 INTRODUCTION

Thank you for purchasing a top quality PC data acquisition and control board from Measurement Computing Corporation. The PCI-DDA0#/12 family of boards represent the latest technology from Measurement Computing. Since there are no switches or jumpers on the board, the board very easy to install and use.

All configuration, calibration, and range settings are done solely through software, making installation simple and quick. The PCI-DDA0#/12 family is supported by Measurement Computing Corporation's innovative Universal Library and DAS-Wizard software, as well as high-level data acquisition software such as SoftWIRE. Thus, you have all the tools you need to accomplish your data acquisition task.

Go ahead and install the PCI-DDA0#/12 into your computer and then turn your computer on.

PLEASE NOTE: If you have a PCI-DDA08/12, all instructions in this manual apply. If you have a PCI-DDA04/12, you should ignore all references to D/A channels 4 through 7; and if you have a PCI-DDA02/12, you should ignore all references to D/A channels 2 through 7. In all other respects, the three models are identical.

2 PRODUCT DESCRIPTION

The PCI-DDA0#/12 family consists of three PCI bus plug-in board models: PCI-DDA02/12, PCI-DDA04/12 and PCI-DDA08/12 (Figure 2-1). These boards have two, four, or eight, 12-bit analog output channels, respectively. In addition, each model has 48 digital I/O lines.

The D/A converters can be independently configured for either bipolar or unipolar 2.5V, 5V, and 10V ranges. The outputs can be updated individually or simultaneously. All calibration and range settings are done through software.

The digital I/O ports are configured as two 8255 mode 0 emulations, each consisting of four ports: Port A (8 bits), Port B (8 bits), Port C high (4 bits), and Port C low (4 bits). The digital outputs are capable of sinking 64 mA and sourcing 15 mA utilizing standard "S" logic.

The PCI interface uses the PLX 9052 IC which is a slave-only device. The PCI interface for the analog output is configured in a 12 bit, multiplexed address/data bus, I/O access mode. The PCI interface for the digital I/O is configured in an 8 bit, multiplexed address/data bus, I/O access mode to be register-compatible with the PCI-DIO##H and PCI-DIO48/CTR15 boards. For an idea of how the PCI-DDA0#/12 is logically constructed, refer to the block diagram below according to your particular model.




Figure 2-1. PCI-DDA0x/12 Block Diagram

3 INSTALLATION

The PCI-DDA0#/12 is completely plug and play. There are no switches or jumpers to set. Configuration is controlled by your systems' BIOS. Simply turn off your PC, open it up and insert the PCI-DDA0#/12 into any available PCI slot.

If you are using an operating system with support for Plug and Play (such as Windows 95 or 98), a dialog box will pop up as the system loads indicating that new hardware has been detected. If the information file for this board is not already loaded onto your PC, you will be prompted for a disk containing it. The InstaCal software that was supplied with your board contains this file. Just insert the disk or CD and click OK.

In order to easily test your installation, it is recommended that you install InstaCal, the installation, calibration and test utility that was supplied with your board. Refer to the *Software Installation Manual* for information on the initial setup, loading, and installation of InstaCal and the optional Universal Library software.

4 CONNECTIONS

The PCI-DDA0#/12 uses a single 100-pin high density connector on the back plate of the board to bring out all required digital and analog lines and grounds.

NOTE: If you have a PCI-DDA08/12, all instructions in this manual apply. If you have a PCI-DDA04/12, ignore all references to D/A channels 4 through 7; and if you have a PCI-DDA02/12, ignore all references to D/A channels 2 through 7. In all other respects, the three models are identical.

4.1 CONNECTING EXTERNAL LINES

The 100-pin, high density connector provides a far greater signal density than the traditional 37-pin, D-type connector. The ideal means for breaking out the 100 lines from the PCI-DDA0#/12 are a combination of a C100FF-x cable and two SCB-50 Screw Connection Boxes, both available from Measurement Computing.


A C100FF-x cable is a double ribbon cable having a 100-pin female header connector on the end that connects to the board. The 100-pin connector feeds two ribbon cables, each of which terminate in standard 50-pin female header connectors.

A C100FF-x cable is available in lengths of 1, 2, 3, 4, 5, 10, 15, 20, 25, and 50 feet where -x is the length in feet (e.g., a C100FF-2 is a two-foot long cable).

Alternatively, the C100FF-x cable can be used with one CIO-TERM100 or two CIO-MINI50's screw terminal boards.

4.2 ANALOG CONNECTIONS

The analog output connections on the PCI-DDA0#/12 series are two-wire hookups, one end of which is the signal labeled Vout#, with # being the channel number from 0 to 7 (PCI-DDA08/12), 0 to 3 (PCI-DDA04/12), or 0 to 1 (PCI-DDA02/12). The other end is the associated analog ground. In software, you can select analog ranges of $\pm 10V$, $\pm 5V$, $\pm 2.5V$, 0 to 10V, 0 to 5V, or 0 to 2.5V.



PCI-DDA0x/12 Connector Diagram

Figure 4-1. 100-Pin, High-Density Connector

4.3 DIGITAL CONNECTIONS

The PCI-DDA0#/12 emulates two 82C55 chips, but offers much higher drive capability than the 82C55. The board emulates only Mode 0 of the 82C55 (strobed I/O or bi-directional I/O bits are not possible). The board is completely plug-and-play without any onboard user-configured switches or jumpers. The 48 CMOS/TTL compatible digital I/O lines are configured in four banks of eight and four banks of four. Each bank can be either input or output.

The outputs are capable of sinking 64 mA or sourcing 15 mA. All I/O is brought out to the 100-pin connector, which also allows connection to the PC's +5 Volt and Ground.

Keep in mind that unconnected inputs float. If you are using a DIO board for input, and have unconnected inputs, ignore the data from those lines. In other words, if you connect bit A0 and not bit A1, do not be surprised if A1 stays low, stays high or tracks A0. In the absence of a pull-up/down resistor, any digital input which is unconnected is unspecified.

You do not have to connect all input lines; unconnected lines will not affect the performance of connected lines. Just make sure that you mask out any unconnected bits in software.

4.4 PULL-UP AND PULL-DOWN RESISTORS

NOTE: Whenever the board is powered-on or reset, all ports are set to input mode.

Inputs will typically float high, but will not reliably supply enough output current to ensure that external devices you have connected will “see” a logic 1. The direction they float to depends on the characteristics of the circuits connected and is unpredictable. **If it is important that your output devices go into a predetermined state on power-up or reset, install pull-up or pull-down resistors. (Order 2.2K 9PU.)**

A pull-up resistor pulls the input to a high state (+5V). Its resistance of 2200 ohms draws only 2 ma of the 64 mA available from the output. A 2200 ohm pull-down resistor does the same except that the line is pulled low when the board is in the input mode (and uses only 2 mA of the 15 mA available output provided by the board).

The PCI-DDA0# board has positions for up to six Single Inline Package (SIPs) resistors. The positions are marked Port 0A, 0B, and 0C; and Port 1A, 1B, and 1C. The positions are located directly adjacent to the board's I/O connector. The SIP resistors will provide either pull-up or pull-down action for each eight-line port depending on their orientation in the port positions on the board.

In a nine-pin resistor-SIP, one end of all eight 2.2 kOhm resistors are connected to a single (common) pin. The common pin, marked with a dot, is at one end of the SIP. The other eight pins are connect to each resistor.

When oriented as required and soldered in the board, the eight SIP resistors either pull-up or pull-down the eight outputs.

At each SIP position on the board there are ten holes in a line. The hole on one end of the line is marked “HI” (+5V); the hole on the other end is marked “LO” (GND). The holes in between connect to the eight lines of a port.

For pull-up (per port), insert a SIP with the common pin (dotted) in the HI hole.

For pull-down (per port), insert a SIP with the common pin in the LO hole.

If required, individual 2.2 kOhm resistors can be substituted for the resistor SIPs.

5 PROGRAMMING & APPLICATIONS

Your PCI-DDA0#/12 is supported by Measurement Computing Corporation's powerful Universal Library. We strongly recommend that you take advantage of the Universal Library as your software interface. The complexity of the registers required for automatic calibration combined with the dynamic allocation of addresses and internal resources makes the PCI-DDA0#/12 series very challenging to program via direct register I/O operations. Direct I/O programming should not be required.

5.1 PROGRAMMING LANGUAGES

Measurement Computing Corporation's Universal Library provides complete access to the PCI-DDA0#/12 functions from a range of Windows programming languages. If you are planning to write programs, or would like to run the example programs for Visual Basic or any other language, please acquire Universal Library and refer to the Universal Library manual.

5.2 PACKAGED THIRD-PARTY APPLICATIONS PROGRAMS

In addition to Measurement Computing Corporation's DAS-Wizard, many packaged third-party application programs such as SoftWIRE and HP-VEE now have drivers for the PCI-DDA0#/12. If your package does not appear to have drivers for the PCI-DDA0#/12, please fax or e-mail the package name and the revision number from the install disks. We will research the package for you and advise you on how to obtain PCI-DDA0#/12 drivers.

Some application drivers that are included with Universal Library are not included with third-party application packages. If you have purchased an application package directly from the software vendor, you may need to purchase our Universal Library and drivers. Please contact us for more information.

6 SELF-CALIBRATION

The PCI-DDA0#/12 is shipped fully-calibrated from the factory with calibration coefficients stored in nonvolatile RAM. When using the Universal Library, these calibration factors are read from nonvolatile RAM and are automatically written to the calibration DACS each time a different DAC range is specified. The user has the option to recalibrate with respect to the factory-measured voltage standards at any time by simply selecting the "Calibrate" option in InstaCal. InstaCal will calibrate all channels at all six ranges. Each channel takes less than a minute.

6.1 CALIBRATION CONFIGURATION

The PCI-DDA0#/12 provides self-calibration of the analog source and measure systems thereby eliminating the need for external equipment and user adjustments. The analog output circuits are calibrated for both gain and offset. Gain calibration of the analog outputs are performed via DAC reference adjustments. Offset adjustments for the analog output are made in the output buffer section. A block diagram of the PCI-DDA0#/12 series calibration circuitry is shown in Figure 6-1 below.

6.2 "IN-SYSTEM" CALIBRATION

The PCI-DDA0#/12 is calibrated at the factory for the correct voltages at the I/O connector itself. For more precise application of voltages at the "system end", we can provide a version of InstaCAL that allows you to calibrate the board within your system, for correct voltages at your field connection. This calibration allows the user to remove the effects of voltage drops caused by IR loss in the cable and connector for resistances up to 1 ohm. This calibration will also allow the user to zero out errors in any external signal conditioning up to approximately ± 10 mV.

In most applications, the version of InstaCal that ships with the board will provide the accuracy specified. If you have an application with unusual requirements (long cables, etc.), you may need the "in-system" version to achieve this accuracy. Please contact the factory for details regarding the use of this "in-system" calibration feature.




Figure 6-1. Calibration Block Diagram

7 REGISTER DESCRIPTION

We strongly urge users to take advantage of the Universal Library software package rather than attempt to write register level software for the PCI-DDA08/12. The register level programming information provided here is intended for information only. Register level programming of this or any other software calibrating PCI board is quite complex and should only be attempted by experienced programmers.

PCI-DDA08/12 operation registers are mapped into I/O space. Unlike ISA bus designs, this board has several base addresses, each corresponding to a reserved block of addresses in I/O space. Of the six Base Address Regions (BADR) available per the PCI 2.1 specification, four are implemented in this design (Table 7-1).

Table 7-1. Board I/O Address Regions

I/O Region	Function	Operations
BADR0	PCI memory mapped configuration registers	32-bit Double word
BADR1	PCI I/O mapped configuration registers	32-bit Double word
BADR2	Digital I/O registers	8-bit Byte
BADR3	DAC registers	16-bit Word

BADR0 and BADR1 are used for PCI configuration and are not used.

BADR2 is an 8-bit data/address bus for compatibility with our other digital I/O PCI cards. BADR3 is a 16-bit data/address bus for software ease when writing to 12-bit DACs.

Table 7-2. BADR2 Registers

REGISTER	READ FUNCTION	WRITE FUNCTION
BADR2 + 0	Input Port 0A Data	Output Port 0A Data
BADR2 + 1	Input Port 0B Data	Output Port 0B Data
BADR2 + 2	Input Port 0C Data	Output Port 0C Data
BADR2 + 3	Readback - Control Reg.0	Control Register 0
BADR2 + 4	Input Port 1A Data	Output Port 1A Data
BADR2 + 5	Input Port 1B Data	Output Port 1B Data
BADR2 + 6	Input Port 1C Data	Output Port 1C Data
BADR2 + 7	Readback - Control Reg. 1	Control Register 1

The Digital I/O ports emulate 82C55 Mode 0 operation.

PORT 0A DATA

BADR2 + 0

READ/WRITE

7	6	5	4	3	2	1	0
A7	A6	A5	A4	A3	A2	A1	A0

PORT 0B DATA

BADR2 + 1

READ/WRITE

7	6	5	4	3	2	1	0
B7	B6	B5	B4	B3	B2	B1	B0

PORT 0C DATA

BADR2 + 02h

READ/WRITE

7	6	5	4	3	2	1	0
CH3	CH2	CH1	CH0	CL3	CL2	CL1	CL0

CONTROL REGISTER 0

BADR2 + 03h

READ/WRITE

7	6	5	4	3	2	1	0
-	-	-	D4	D3	-	D1	D0

The operating mode of the Digital I/O port is set to Mode 0. The control register therefore is used to configure the ports for either input or output. For example, to set all ports to output, write the value 0h to Base + 3. To set all ports to input, write the value 13h to Base + 3. The user can read the current state of an output port by simply reading that port.

D7, D6, D5, and D2 are ‘don’t care’. They are shown as ‘0’ below. ‘CU’ is PORT C upper nibble, ‘CL’ is PORT C lower nibble.

Table 7-3. Digital I/O Configuration Codes

CONTROL REGISTER CODES				VALUES		DIO PORT MODE			
D4	D3	D1	D0	Hex	Dec	A	B	CU	CL
0	0	0	0	0	0	OUT	OUT	OUT	OUT
0	0	0	1	1	1	OUT	OUT	OUT	IN
0	0	1	0	2	2	OUT	OUT	IN	OUT
0	0	1	1	3	3	OUT	OUT	IN	IN
0	1	0	0	8	8	OUT	IN	OUT	OUT
0	1	0	1	9	9	OUT	IN	OUT	IN
0	1	1	0	A	10	OUT	IN	IN	OUT
0	1	1	1	B	11	OUT	IN	IN	IN
1	0	0	0	10	16	IN	OUT	OUT	OUT
1	0	0	1	11	17	IN	OUT	OUT	IN
1	0	1	0	12	18	IN	OUT	IN	OUT
1	0	1	1	13	19	IN	OUT	IN	IN
1	1	0	0	18	24	IN	IN	OUT	OUT
1	1	0	1	19	25	IN	IN	OUT	IN
1	1	1	0	1A	26	IN	IN	IN	OUT
1	1	1	1	1B	27	IN	IN	IN	IN

PORT 1A DATA

BADR2 + 04h

READ/WRITE

7	6	5	4	3	2	1	0
A7	A6	A5	A4	A3	A2	A1	A0

PORT 1B DATA

BADR2 + 05h

READ/WRITE

7	6	5	4	3	2	1	0
B7	B6	B5	B4	B3	B2	B1	B0

PORT 1C DATA

BADR2 + 06h

READ/WRITE

7	6	5	4	3	2	1	0
CH3	CH2	CH1	CH0	CL3	CL2	CL1	CL0

CONTROL REGISTER 1

BADR2 + 07h

READ/WRITE

7	6	5	4	3	2	1	0
-	-	-	D4	D3	-	D1	D0

See BADR2 + 03h and Table 7-3 for full description of the Control Register.

Table 7-4. BADR3 Registers

REGISTER	READ FUNCTION	WRITE FUNCTION
BADR3 + 0	Initiate a simultaneous update	D/A Control Register
BADR3 + 2h		Reserved
BADR3 + 4h	D/A Calibration Register1 Data	D/A Calibration Register1
BADR3 + 6h	D/A Calibration Register2 Data	D/A Calibration Register2
BADR3 + 8h		D/A 0 DATA
BADR3 + Ah		D/A 1 DATA
BADR3 + Ch		D/A 2 DATA
BADR3 + Eh		D/A 3 DATA
BADR3 + 10h		D/A 4 DATA
BADR3 + 12h		D/A 5 DATA
BADR3 + 14h		D/A 6 DATA
BADR3 + 16h		D/A 7 DATA

D/A CONTROL REGISTER

BADR3 + 0h

WRITE

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X	X	X	X	X	X	X	R2	R1	R0	X	D2	D1	D0	EN	SU

READ

Reading this register initiates a simultaneous update for all DACs.

SU

This bit enables simultaneous update for the DAC pair specified by D2 and D1 (see table below). Setting the simultaneous update bit inhibits updating the DAC output until a simultaneous update is initiated (see READ below). The DACs are paired as follows; DACs 0 and 1, DACs 2 and 3, DACs 4 and 5, and DACs 6 and 7. Setting simultaneous update for either DAC in the pair will set it for both.

0 = Simultaneous update disabled

1 = Simultaneous update enabled

The power on status of this bit is 0

EN

This bit enables the DAC specified by D2, D1, D0.

0 = DAC disabled

1 = DAC enabled

The power on status of this bit is 0. A disabled DAC is held at 0v.

D[2:0]

These bits specify the DAC that is being configured (Table 7-5).

Table 7-5. DAC Channel Codes

D2	D1	D0	DAC Channel
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

R[2:0] These bits select the gain/range for the DAC specified by D2, D1, and D0. The power on setting is Bipolar 2.5V (Table 7-6).

Table 7-6. DAC Range Codes

R2	R1	R0	RANGE	LSB Size
0	0	X	Bipolar 2.5V	1.22mV
0	1	0	Bipolar 5V	2.44mV
0	1	1	Bipolar 10V	4.88mV
1	0	X	Unipolar 2.5V	611uV
1	1	0	Unipolar 5V	1.22mV
1	1	1	Unipolar 10V	2.44mV

D/A CALIBRATION REGISTER 1

BADR3 + 4h

WRITE

7	6	5	4	3	2	1	0
X	X	X	X	MA2	MA1	MA0	SDI

SDI This is the serial data in bit for the calibration EEPROM, the 16-bit reference DAC and the 8-bit trim DACs. Writing to this register will automatically generate the correct serial clock.

NOTE: You should preserve the status of MA2: MA0 when adjusting the offset and gain calibration DACs.

MA[2:0] These bits select the DAC to be calibrated

Table 7-7. DAC Calibration Selection Codes

MA2	MA1	MA0	DAC Channel
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

READ

7	6	5	4	3	2	1	0
SDO	COMP	OVERFLOW	D4	D3	D2	D1	D0

D[4:0] These bits are the output of the 5-bit calibration counter. D0 is the LSB. Each time you initiate a read, the counter is first cleared and then gated (allowed to count) for ~3.8 ms. This ensures that all count periods are identical.

OVERFLOW This bit indicates that the 5-bit calibration counter has overflowed.

0 = counter has not overflowed

1 = counter has overflowed

- COMP** This bit comes from the output of the calibration comparator.
 0 = DAC voltage is greater than the calibration reference voltage
 1 = DAC voltage is less than the calibration reference voltage
- SDO** This is the serial data out bit for the calibration EEPROM. Reading this register automatically generates the correct serial clock.

D/A CALIBRATION REGISTER 2

BADR3 + 6h

WRITE ONLY

7	6	5	4	3	2	1	0
X	1	SEL8800_67	SEL8800_45	SEL8800_23	SEL8800_01	SEL_542	SEL_EEPROM

- SEL_EEPROM** This bit is the chip select for the calibration EEPROM. It is active high and should be initialized to 0. Make sure that none of the DACs discussed below are enabled at the same time as the EEPROM because they share common serial data and clock lines. The calibration EEPROM is the NM93C56 which is divided into 128, 16-bit words. The memory map is listed in the tables below. Data is clocked in and out on the rising edge of the serial clock. The decoding logic on the board drives the serial clock automatically so no additional programming is required. You must send a WREN (write enable) command to the device before trying to write to it.

Table 7-8. EEPROM Memory Map for the Reference DAC

Address	Description
00h	+9.99756V Reference DAC 16-bit word
01h	+9.99512V Reference DAC 16-bit word
02h	+4.99878V Reference DAC 16-bit word
03h	+4.99756V Reference DAC 16-bit word
04h	+2.49939V Reference DAC 16-bit word
05h	+2.49878V Reference DAC 16-bit word
06h	0V Reference DAC 16-bit word

Table 7-9. Calibration EEPROM Memory Map for Trim DACs

Address	Upper Byte	Lower Byte
07h	Bipolar 10V Trim DAC0 Coarse Offset	Bipolar 10V Trim DAC0 Fine Offset
08h	Bipolar 10V Trim DAC0 Coarse Gain	Bipolar 10V Trim DAC0 Fine Gain
09h	Bipolar 5V Trim DAC0 Coarse Offset	Bipolar 5V Trim DAC0 Fine Offset
0Ah	Bipolar 5V Trim DAC0 Coarse Gain	Bipolar 5V Trim DAC0 Fine Gain
0Bh	Bipolar 2.5V Trim DAC0 Coarse Offset	Bipolar 2.5V Trim DAC0 Fine Offset
0Ch	Bipolar 2.5V Trim DAC0 Coarse Gain	Bipolar 2.5V Trim DAC0 Fine Gain
0Dh	Unipolar 10V Trim DAC0 Coarse Offset	Unipolar 10V Trim DAC0 Fine Offset
0Eh	Unipolar 10V Trim DAC0 Coarse Gain	Unipolar 10V Trim DAC0 Fine Gain
0Fh	Unipolar 5V Trim DAC0 Coarse Offset	Unipolar 5V Trim DAC0 Fine Offset
10h	Unipolar 5V Trim DAC0 Coarse Gain	Unipolar 5V Trim DAC0 Fine Gain
11h	Unipolar 2.5V Trim DAC0 Coarse Offset	Unipolar 2.5V Trim DAC0 Fine Offset
12h	Unipolar 2.5V Trim DAC0 Coarse Gain	Unipolar 2.5V Trim DAC0 Fine Gain
13h	Bipolar 10V Trim DAC1 Coarse Offset	Bipolar 10V Trim DAC1 Fine Offset
14h	Bipolar 10V Trim DAC1 Coarse Gain	Bipolar 10V Trim DAC1 Fine Gain
15h	Bipolar 5V Trim DAC1 Coarse Offset	Bipolar 5V Trim DAC1 Fine Offset
16h	Bipolar 5V Trim DAC1 Coarse Gain	Bipolar 5V Trim DAC1 Fine Gain
17h	Bipolar 2.5V Trim DAC1 Coarse Offset	Bipolar 2.5V Trim DAC1 Fine Offset
18h	Bipolar 2.5V Trim DAC1 Coarse Gain	Bipolar 2.5V Trim DAC1 Fine Gain
19h	Unipolar 10V Trim DAC1 Coarse Offset	Unipolar 10V Trim DAC1 Fine Offset
1Ah	Unipolar 10V Trim DAC1 Coarse Gain	Unipolar 10V Trim DAC1 Fine Gain
1Bh	Unipolar 5V Trim DAC1 Coarse Offset	Unipolar 5V Trim DAC1 Fine Offset
1Ch	Unipolar 5V Trim DAC1 Coarse Gain	Unipolar 5V Trim DAC1 Fine Gain
1Dh	Unipolar 2.5V Trim DAC1 Coarse Offset	Unipolar 2.5V Trim DAC1 Fine Offset
1Eh	Unipolar 2.5V Trim DAC1 Coarse Gain	Unipolar 2.5V Trim DAC1 Fine Gain
1Fh	Bipolar 10V Trim DAC2 Coarse Offset	Bipolar 10V Trim DAC2 Fine Offset
20h	Bipolar 10V Trim DAC2 Coarse Gain	Bipolar 10V Trim DAC2 Fine Gain
21h	Bipolar 5V Trim DAC2 Coarse Offset	Bipolar 5V Trim DAC2 Fine Offset
22h	Bipolar 5V Trim DAC2 Coarse Gain	Bipolar 5V Trim DAC2 Fine Gain
23h	Bipolar 2.5V Trim DAC2 Coarse Offset	Bipolar 2.5V Trim DAC2 Fine Offset
24h	Bipolar 2.5V Trim DAC2 Coarse Gain	Bipolar 2.5V Trim DAC2 Fine Gain
25h	Unipolar 10V Trim DAC2 Coarse Offset	Unipolar 10V Trim DAC2 Fine Offset
26h	Unipolar 10V Trim DAC2 Coarse Gain	Unipolar 10V Trim DAC2 Fine Gain
27h	Unipolar 5V Trim DAC2 Coarse Offset	Unipolar 5V Trim DAC2 Fine Offset
28h	Unipolar 5V Trim DAC2 Coarse Gain	Unipolar 5V Trim DAC2 Fine Gain
29h	Unipolar 2.5V Trim DAC2 Coarse Offset	Unipolar 2.5V Trim DAC2 Fine Offset
2Ah	Unipolar 2.5V Trim DAC2 Coarse Gain	Unipolar 2.5V Trim DAC2 Fine Gain

Table 7-9. (cont'd.) Calibration EEPROM Memory Map for Trim DACs

Address	Upper Byte	Lower Byte
2Bh	Bipolar 10V Trim DAC3 Coarse Offset	Bipolar 10V Trim DAC3 Fine Offset
2Ch	Bipolar 10V Trim DAC3 Coarse Gain	Bipolar 10V Trim DAC3 Fine Gain
2Dh	Bipolar 5V Trim DAC3 Coarse Offset	Bipolar 5V Trim DAC3 Fine Offset
2Eh	Bipolar 5V Trim DAC3 Coarse Gain	Bipolar 5V Trim DAC3 Fine Gain
2Fh	Bipolar 2.5V Trim DAC3 Coarse Offset	Bipolar 2.5V Trim DAC3 Fine Offset
30h	Bipolar 2.5V Trim DAC3 Coarse Gain	Bipolar 2.5V Trim DAC3 Fine Gain
31h	Unipolar 10V Trim DAC3 Coarse Offset	Unipolar 10V Trim DAC3 Fine Offset
32h	Unipolar 10V Trim DAC3 Coarse Gain	Unipolar 10V Trim DAC3 Fine Gain
33h	Unipolar 5V Trim DAC3 Coarse Offset	Unipolar 5V Trim DAC3 Fine Offset
34h	Unipolar 5V Trim DAC3 Coarse Gain	Unipolar 5V Trim DAC3 Fine Gain
35h	Unipolar 2.5V Trim DAC3 Coarse Offset	Unipolar 2.5V Trim DAC3 Fine Offset
36h	Unipolar 2.5V Trim DAC3 Coarse Gain	Unipolar 2.5V Trim DAC3 Fine Gain
37h	Bipolar 10V Trim DAC4 Coarse Offset	Bipolar 10V Trim DAC4 Fine Offset
38h	Bipolar 10V Trim DAC4 Coarse Gain	Bipolar 10V Trim DAC4 Fine Gain
39h	Bipolar 5V Trim DAC4 Coarse Offset	Bipolar 5V Trim DAC4 Fine Offset
3Ah	Bipolar 5V Trim DAC4 Coarse Gain	Bipolar 5V Trim DAC4 Fine Gain
3Bh	Bipolar 2.5V Trim DAC4 Coarse Offset	Bipolar 2.5V Trim DAC4 Fine Offset
3Ch	Bipolar 2.5V Trim DAC4 Coarse Gain	Bipolar 2.5V Trim DAC4 Fine Gain
3Dh	Unipolar 10V Trim DAC4 Coarse Offset	Unipolar 10V Trim DAC4 Fine Offset
3Eh	Unipolar 10V Trim DAC4 Coarse Gain	Unipolar 10V Trim DAC4 Fine Gain
3Fh	Unipolar 5V Trim DAC4 Coarse Offset	Unipolar 5V Trim DAC4 Fine Offset
40h	Unipolar 5V Trim DAC4 Coarse Gain	Unipolar 5V Trim DAC4 Fine Gain
41h	Unipolar 2.5V Trim DAC4 Coarse Offset	Unipolar 2.5V Trim DAC4 Fine Offset
42h	Unipolar 2.5V Trim DAC4 Coarse Gain	Unipolar 2.5V Trim DAC4 Fine Gain
43h	Bipolar 10V Trim DAC5 Coarse Offset	Bipolar 10V Trim DAC5 Fine Offset
44h	Bipolar 10V Trim DAC5 Coarse Gain	Bipolar 10V Trim DAC5 Fine Gain
45h	Bipolar 5V Trim DAC5 Coarse Offset	Bipolar 5V Trim DAC5 Fine Offset
46h	Bipolar 5V Trim DAC5 Coarse Gain	Bipolar 5V Trim DAC5 Fine Gain
47h	Bipolar 2.5V Trim DAC5 Coarse Offset	Bipolar 2.5V Trim DAC5 Fine Offset
48h	Bipolar 2.5V Trim DAC5 Coarse Gain	Bipolar 2.5V Trim DAC5 Fine Gain
49h	Unipolar 10V Trim DAC5 Coarse Offset	Unipolar 10V Trim DAC5 Fine Offset
4Ah	Unipolar 10V Trim DAC5 Coarse Gain	Unipolar 10V Trim DAC5 Fine Gain
4Bh	Unipolar 5V Trim DAC5 Coarse Offset	Unipolar 5V Trim DAC5 Fine Offset
4Ch	Unipolar 5V Trim DAC5 Coarse Gain	Unipolar 5V Trim DAC5 Fine Gain
4Dh	Unipolar 2.5V Trim DAC5 Coarse Offset	Unipolar 2.5V Trim DAC5 Fine Offset
4Eh	Unipolar 2.5V Trim DAC5 Coarse Gain	Unipolar 2.5V Trim DAC5 Fine Gain

Table 7-9.(cont'd.) Calibration EEPROM Memory Map for Trim DACs

Address	Upper Byte	Lower Byte
4Fh	Bipolar 10V Trim DAC6 Coarse Offset	Bipolar 10V Trim DAC6 Fine Offset
50h	Bipolar 10V Trim DAC6 Coarse Gain	Bipolar 10V Trim DAC6 Fine Gain
51h	Bipolar 5V Trim DAC6 Coarse Offset	Bipolar 5V Trim DAC6 Fine Offset
52h	Bipolar 5V Trim DAC6 Coarse Gain	Bipolar 5V Trim DAC6 Fine Gain
53h	Bipolar 2.5V Trim DAC6 Coarse Offset	Bipolar 2.5V Trim DAC6 Fine Offset
54h	Bipolar 2.5V Trim DAC6 Coarse Gain	Bipolar 2.5V Trim DAC6 Fine Gain
55h	Unipolar 10V Trim DAC6 Coarse Offset	Unipolar 10V Trim DAC6 Fine Offset
56h	Unipolar 10V Trim DAC6 Coarse Gain	Unipolar 10V Trim DAC6 Fine Gain
57h	Unipolar 5V Trim DAC6 Coarse Offset	Unipolar 5V Trim DAC6 Fine Offset
58h	Unipolar 5V Trim DAC6 Coarse Gain	Unipolar 5V Trim DAC6 Fine Gain
59h	Unipolar 2.5V Trim DAC6 Coarse Offset	Unipolar 2.5V Trim DAC6 Fine Offset
5Ah	Unipolar 2.5V Trim DAC6 Coarse Gain	Unipolar 2.5V Trim DAC6 Fine Gain
5Bh	Bipolar 10V Trim DAC7 Coarse Offset	Bipolar 10V Trim DAC7 Fine Offset
5Ch	Bipolar 10V Trim DAC7 Coarse Gain	Bipolar 10V Trim DAC7 Fine Gain
5Dh	Bipolar 5V Trim DAC7 Coarse Offset	Bipolar 5V Trim DAC7 Fine Offset
5Eh	Bipolar 5V Trim DAC7 Coarse Gain	Bipolar 5V Trim DAC7 Fine Gain
5Fh	Bipolar 2.5V Trim DAC7 Coarse Offset	Bipolar 2.5V Trim DAC7 Fine Offset
60h	Bipolar 2.5V Trim DAC7 Coarse Gain	Bipolar 2.5V Trim DAC7 Fine Gain
61h	Unipolar 10V Trim DAC7 Coarse Offset	Unipolar 10V Trim DAC7 Fine Offset
62h	Unipolar 10V Trim DAC7 Coarse Gain	Unipolar 10V Trim DAC7 Fine Gain
63h	Unipolar 5V Trim DAC7 Coarse Offset	Unipolar 5V Trim DAC7 Fine Offset
64h	Unipolar 5V Trim DAC7 Coarse Gain	Unipolar 5V Trim DAC7 Fine Gain
65h	Unipolar 2.5V Trim DAC7 Coarse Offset	Unipolar 2.5V Trim DAC7 Fine Offset
66h	Unipolar 2.5V Trim DAC7 Coarse Gain	Unipolar 2.5V Trim DAC7 Fine Gain

7.1 READ WORD PROGRAMMING SEQUENCE

1. Select the EEPROM by writing 127 (7Fh) to $\text{BADR3} + 6\text{h}$ (D/A CALIBRATION REGISTER 2).
2. Write 01h to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
3. Write 01h to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
4. Write 00h to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
5. Write address bit 7 to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
6. Write address bit 6 to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
7. Write address bit 5 to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
8. Write address bit 4 to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
9. Write address bit 3 to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
10. Write address bit 2 to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
11. Write address bit 1 to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
12. Write address bit 0 to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
13. Read $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1). Bit data bit 15 will be in register bit 7.
14. Read $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1). Bit data bit 14 will be in register bit 7.
15. Read $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1). Bit data bit 13 will be in register bit 7.
16. Read $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1). Bit data bit 12 will be in register bit 7.
17. Read $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1). Bit data bit 11 will be in register bit 7.
18. Read $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1). Bit data bit 10 will be in register bit 7.
19. Read $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1). Bit data bit 9 will be in register bit 7.
20. Read $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1). Bit data bit 8 will be in register bit 7.
21. Read $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1). Bit data bit 7 will be in register bit 7.
22. Read $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1). Bit data bit 6 will be in register bit 7.
23. Read $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1). Bit data bit 5 will be in register bit 7.
24. Read $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1). Bit data bit 4 will be in register bit 7.
25. Read $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1). Bit data bit 3 will be in register bit 7.
26. Read $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1). Bit data bit 2 will be in register bit 7.
27. Read $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1). Bit data bit 1 will be in register bit 7.
28. Read $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1). Bit data bit 0 will be in register bit 7.
29. Deselect the EEPROM by writing 126 (7Eh) to $\text{BADR3} + 6\text{h}$ (D/A CALIBRATION REGISTER 2).

7.2 WRITE ENABLE PROGRAMMING SEQUENCE

1. Select the EEPROM by writing 127 (7Fh) to BADR3 + 6h (D/A CALIBRATION REGISTER 2).
2. Write 01h to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
3. Write 00h to bit 0 of BADR1 + 4h (D/A CALIBRATION REGISTER 1).
4. Write 00h to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
5. Write 01h to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
6. Write 01h to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
7. Write 01h to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
8. Write 01h to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
9. Write 01h to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
10. Write 01h to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
11. Write 01h to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
12. Write 01h to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
13. Deselect the EEPROM by writing 126 (7Eh) to BADR3 + 6h (D/A CALIBRATION REGISTER 2).

7.3 WRITE WORD PROGRAMMING SEQUENCE

1. Select the EEPROM by writing 127 (7Fh) to BADR3 + 6h (D/A CALIBRATION REGISTER 2).
2. Write 01h to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
3. Write 00h to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
4. Write 01h to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
5. Write address bit 7 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
6. Write address bit 6 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
7. Write address bit 5 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
8. Write address bit 4 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
9. Write address bit 3 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
10. Write address bit 2 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
11. Write address bit 1 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
12. Write address bit 0 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
13. Write data bit 15 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
14. Write data bit 14 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
15. Write data bit 13 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
16. Write data bit 12 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
17. Write data bit 11 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
18. Write data bit 10 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
19. Write data bit 9 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
20. Write data bit 8 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
21. Write data bit 7 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
22. Write data bit 6 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
23. Write data bit 5 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
24. Write data bit 4 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
25. Write data bit 3 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
26. Write data bit 2 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
27. Write data bit 1 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
28. Write data bit 0 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
29. Deselect the EEPROM by writing 126 (7Eh) to BADR3 + 6h (D/A CALIBRATION REGISTER 2).

SEL_542

This bit is the chip select for the 16 bit serial reference DAC. It is active low and should be initialized to 1. Make sure that the EEPROM and the trim DACs are not enabled at the same time as the reference DAC because they share common serial data and clock lines. The reference DAC is the MAX542 which is a 16-bit voltage output serial DAC. The reference voltage range is +/-10V (created by using the MAX542 in bipolar mode and amplifying its output with a x4 precision amplifier.) Data is clocked in and out on the rising edge of the serial clock. The decoding logic on the board drives the serial clock automatically so no additional programming is required. The calibration values for the reference DAC have been set at the factory and can be read from the EEPROM, see table 1 above.

7.4 WRITE WORD PROGRAMMING SEQUENCE

1. Select the MAX542 by writing 124 (7Ch) to $\text{BADR3} + 6\text{h}$ (D/A CALIBRATION REGISTER 2).
2. Write data bit 15 to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
3. Write data bit 14 to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
4. Write data bit 13 to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
5. Write data bit 12 to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
6. Write data bit 11 to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
7. Write data bit 10 to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
8. Write data bit 9 to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
9. Write data bit 8 to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
10. Write data bit 7 to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
11. Write data bit 6 to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
12. Write data bit 5 to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
13. Write data bit 4 to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
14. Write data bit 3 to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
15. Write data bit 2 to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
16. Write data bit 1 to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
17. Write data bit 0 to bit 0 of $\text{BADR3} + 4\text{h}$ (D/A CALIBRATION REGISTER 1).
18. Deselect the MAX542 by writing 126 (7Eh) to $\text{BADR3} + 6\text{h}$ (D/A CALIBRATION REGISTER 2).

SEL8800_xy

These bits are the load_dac controls for the offset and gain Trim DACs, DAC8800s, which are 8-channel, 8-bit, voltage output, serial DACs. **They are active low and should be initialized to 1.** Make sure that the EEPROM and the reference DAC discussed above are not enabled at the same time as the trim DACs because they share common serial data and clock lines. Each DAC8800 is used for the calibration of two output DACs, xy. For example, bit 2, SEL8800_01, is the chip select for the DAC8800 that calibrates output DACs 0 and 1. There are course and fine adjust DAC outputs for both offset and gain error calibration (see table below). Data is clocked in on the rising edge of the serial clock. The decoding logic on the board drives the serial clock automatically so no additional programming is required.

Table 7-10. Trim DAC Coding

Trim DAC Channel	Cal Function	A2	A1	A0
0	DACx Fine Gain	0	0	0
1	DACx Coarse Gain	0	0	1
2	DACx Coarse Offset	0	1	0
3	DACx Fine Offset	0	1	1
4	DACy Fine Gain	1	0	0
5	DACy Coarse Gain	1	0	1
6	DACy Coarse Offset	1	1	0
7	DACy Fine Offset	1	1	1

7.5 WRITE BYTE PROGRAMMING SEQUENCE

1. Write address bit A2 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1). See Table 7-10 above for correct value of A2.
2. Write address bit A1 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1). See Table 7-10 for correct value of A1.
3. Write address bit A0 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1). See Table 7-10 for correct value of A0.
4. Write data bit 7 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
5. Write data bit 6 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
6. Write data bit 5 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
7. Write data bit 4 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
8. Write data bit 3 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
9. Write data bit 2 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
10. Write data bit 1 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
11. Write data bit 0 to bit 0 of BADR3 + 4h (D/A CALIBRATION REGISTER 1).
12. Assert the desired DAC8800s LDAC line by writing the correct value to BADR3 + 6h (D/A CALIBRATION REGISTER 2).
13. Deassert the desired DAC8800s LDAC line by writing 126 (7Eh) to BADR3 + 6h (D/A CALIBRATION REGISTER 2).

D/A 0 - D/A 7 DATA

The following eight registers are the data registers for the eight, 12-bit output DACs. Writing to the register will automatically update the DAC output unless the simultaneous update bit is set for that DAC. (See the D/A Control Register description for more information simultaneous update.) The data format is mode-dependent as shown below.

Bipolar Mode:

Offset Binary Coding

000h = -FS

800h = Mid Scale (0V)

FFFh = +FS - 1 LSB

Unipolar Mode:

Straight Binary Coding

000h = - FS (0V)

800h = Mid Scale (+FS/2)

FFFh = +FS - 1 LSB

D/A 0 DATA

BADR3 + 8h

WRITE ONLY

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X	X	X	X	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

D/A 1 DATA

BADR3 + 0Ah

WRITE ONLY

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X	X	X	X	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

D/A 2 DATA

BADR3 + 0Ch

WRITE ONLY

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X	X	X	X	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

D/A 3 DATA

BADR3 + 0Eh

WRITE ONLY

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X	X	X	X	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

D/A 4 DATA

BADR3 + 10h

WRITE ONLY

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X	X	X	X	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

D/A 5 DATA
BADR3 + 12h

WRITE ONLY

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X	X	X	X	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

D/A 6 DATA
BADR3 + 14h

WRITE ONLY

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X	X	X	X	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

D/A 7 DATA
BADR3 + 16h

WRITE ONLY

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X	X	X	X	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

8 SPECIFICATIONS

PCI-DDA08/12

PCI-DDA04/12

PCI-DDA02/12

Typical for 25°C unless otherwise specified.

Power Consumption

+5V Operating

PCI-DDA08/12

1.6A typical, 2.6A max

PCI-DDA04/12

1.5A typical, 2.4A max

PCI-DDA02/12

1.4A typical, 2.2A max

+12V

PCI-DDA08/12

24 mA typical, 48 mA max

PCI-DDA04/12

12 mA typical, 24 mA max

PCI-DDA02/12

6 mA typical, 12 mA max

-12V

PCI-DDA08/12

16 mA typical, 25 mA max

PCI-DDA04/12

8 mA typical, 12 mA max

PCI-DDA02/12

4 mA typical, 6 mA max

Analog Output

D/A convertor type

AD7837B

Resolution

12 bits

Number of channels

PCI-DDA08/12

8

PCI-DDA04/12

4

PCI-DDA02/12

2

Output Ranges

±10V, ±5V, ±2.5V, 0 to 10V, 0 to 5V, 0 to 2.5V. Each channel is independently programmable.

Data transfer

Programmed I/O.

Offset error (calibrated)

±(300μV + 1/4LSB)

Gain error (calibrated)

±(300μV + 1/4LSB)

Differential nonlinearity

±1 LSB max

Integral nonlinearity

±1 LSB max

Monotonicity

12 bits

D/A Gain drift

±2 ppm/°C

D/A Offset drift

±5μV/°C

Throughput

PC dependent

Settling time (20V step to ±1/2 LSB)

6 μs typ, 10 μs max

Slew Rate

5V/μs

Current Drive
Output short-circuit duration
Output coupling
Output impedance

± 5 mA
25 mA indefinite
DC
0.1 Ohms max

Miscellaneous

Double buffered output latches
Update DACs individually or simultaneously (software selectable)
Power up and reset, all DAC's cleared to 0 volts , ± 210 mV

Digital Input / Output

Digital Type (main connector)

82C55 mode 0 emulation

Output:

74S244

Input:

74LS373

Configuration

4 banks of 8, 4 banks of 4, programmable by bank as input or output

Number of channels

48 I/O

Output High

2.4 volts min @ -15mA

Output Low

0.5 volts max @ 64 mA

Input High

2.0 volts min, 7 volts absolute max

Input Low

0.8 volts max, -0.5 volts absolute min

Power-up / reset state

Input mode (high impedance)

Environmental

Operating temperature range

0 to 70°C

Storage temperature range

-40 to 100°C

Humidity

0 to 90% non-condensing

For your notes.

EC Declaration of Conformity

We, Measurement Computing Corp., declare under sole responsibility that the product:

<u>PCI-DDA0#/12</u>	<u>12-Bit analog output boards with 48-bits of digital I/O</u>
Part Number	Description

to which this declaration relates, meets the essential requirements, is in conformity with, and CE marking has been applied according to the relevant EC Directives listed below using the relevant section of the following EC standards and other normative documents:

EU EMC Directive 89/336/EEC: Essential requirements relating to electromagnetic compatibility.

EU 55022 Class B: Limits and methods of measurements of radio interference characteristics of information technology equipment.

EN 50082-1: EC generic immunity requirements.

IEC 801-2: Electrostatic discharge requirements for industrial process measurement and control equipment.

IEC 801-3: Radiated electromagnetic field requirements for industrial process measurements and control equipment.

IEC 801-4: Electrically fast transients for industrial process measurement and control equipment.

Carl Haapaoja, Director of Quality Assurance

Measurement Computing Corporation
16 Commerce Boulevard,
Middleboro, Massachusetts 02346
(508) 946-5100
Fax: (508) 946-9500
E-mail: info@measurementcomputing.com
[www. measurementcomputing.com](http://www.measurementcomputing.com)